Eric Qian

970-878-8886 | eric@enumc.com | Cupertino, CA, 95014 enumc.com | linkedin.com/in/EnumC | github.com/EnumC | devpost.com/EnumC/

System Engineer with experience in embedded systems, OS firmware, low-level hardware abstractions, GPU architecture, and firmware/hardware debugging. Proven track record of collaborating with platform architecture to align product specifications, troubleshoot, and resolve product integration challenges.

Experi	ence		
Hardw	are Systems and Data Engineer	[Apple Inc.]	Sept. 2023 to Present
0000	Orchestrated telemetry collection and a Collaborated with product architecture a Built multithreaded and containerized b NextJS/ReactJS frontend with OIDC iden	on and data infrastructure for Watch EE tear nalyzed large datasets to identify bug escap and sensor teams to mitigate product-block ackend with gRPC and FastAPI endpoints ru tity protocol, enabled highly reliable and sc sues involving C programming and custom A	es and project field performance. ing issues. nning on internal cloud. Created alable test infrastructure.
Hardw	are Systems and Data Engineer, Inter	n [Apple Inc.]	July 2022 to Dec. 2022
0	Created web-based visualization dashbo	rk in Python, improving speed and coverage pard using NumPy and Plotly to analyze Pow system coexistence validation, and board c	er Management System efficacy and risks.
Design	Verification Engineer, Intern	[Samsung Semiconductor LLC.]	Q3 2021, Q2 2022
0	over 60% for Samsung Exynos GPU's clock gating functionality. Designed React single-page application with NodeJS backend for dynamic data processing and parsing. Created debug GUIs that accelerate debug flow to correlate 5 independent ARM AMBA AXI & ACE data buses simultaneously using Tcl via Synopsys API.		
Educa	tion		
Bachelo Relevar Comput	tational Intelligence, Computer Architectu g Assistant: Python Data Structure, EE Lak	Object Oriented Design, Data Structures, M Ire.	Sept. 2019 to Sept. 2023 icrocontrollers, Assembly and Verilog,
		otake, A multimodal story generation fra	nmework May. 2023 to Aug. 2023
RISC-V	□ Draft paper proposes a multimodal story generation framework with application of chaining an LLM to Stable Diffusion via template-based prompting and dynamically applying LoRA to create consistent character depictions across long contexts. C-V RV32I MCU Implementation & MIPS Simulator - 32-bit interrupt-capable RISC-V MCU Sept. 2022 to Jan. 2023		
	Memory, Registers, ALU, FSM, Instr Decoder, and Address Gen in Verilog. Utilized Xilinx Vivado and created numerous directed and constrained random simulation test benches for functional validation. Created MIPS Emulator in Python with dynamic branch prediction and pipeline stages. Also implemented a cache simulator that can model direct mapped and associative cache configurations with varying block sizes.		
Trackv	ersal - C, NodeJS, Express, MongoDB	ac cucine configurations with varying shock si	Nov. 2019 to Jun. 2023
0	Developed backend API written in Node		d technical feasibility and market demand. ower consumption by more than 75% via ISR
Web Te	chnologies: TypeScript, React, NodeIS, HTMI	L. CSS. REST. OIDC. Cloud Infrastructure. Portaine	r. Load Balancer

Standalone Technologies: Python, C, Java, Linux/Embedded Linux, Tcl, Bash, Docker, Version Control (Git), VSCode, NumPy, Pandas Hardware System Design: Eagle, SPICE, Verilog, Cura & Slic3r, STM32Cube/SEGGER Embedded Studio, Verdi, GPU Architecture

Organizations: Cal Poly CubeSat Laboratory, IEEE-HKN, Theta Tau, BananiumLabs, Inc., GLAARC VEC

Page 1 / 1